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Abstract
With the development of VLSI technologies, especially with the coming of 
deep sub-micron semiconductor process technologies, power dissipation 
becomes a critical factor that cannot be ignored either in normal operation or 
in test mode of digital systems. Test scheduling has to take into consideration 
of both test concurrency and power dissipation constraints. For satisfying high 
fault coverage goals with minimum test application time under certain power 
dissipation constraints, the testing of all components on the system should be 
performed in parallel as much as possible.
The main objective of this thesis is to address the test-scheduling problem 
faced by SOC designers at system level. Through the analysis of several 
existing scheduling approaches, we enlarge the basis that current approaches 
based on to minimize test application time and propose an efficient and 
integrated technique for the test scheduling of SOCs under power-constraint. 
The proposed merging approach is based on a tree growing technique and can 
be used to overlay the block-test sessions in order to reduce further test 
application time. A number of experiments, based on academic benchmarks 
and industrial designs, have been carried out to demonstrate the usefulness and 
efficiency of the proposed approaches.
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Chapter 1 
Introduction
1 .1  T h e s i s  S c o p e
1.1.1 What is SOC
The rapid development of semi-conductor technology, especially the deep 
sub-micron process technology, has lead to the implementation of system-on 
chip (SOC). Manufacturers are integrating increasing numbers of components 
on one chip. Usually, as a complete system, a SOC includes multiple types of 
circuitry, such as several Application Specific Integrated Circuits (ASIC), 
memories, microprocessor, and intellectual property (IP) blocks. Typically, 
SOCs are designed using embedded reusable cores. An example of SOC is 
shown in Figure 1.1.
Embedded reusable cores make it easier to import technology to a new 
digital system and differentiate the corresponding product by leveraging 
intellectual property advantages. Furthermore, the use of embedded cores 
shortens the time-to-market for new digital systems through design reuse.
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1.1.2 Digital System Testing
Testing of a system is a process in which the Digital System (DS) is run 
and its resulting response is analyzed to ascertain whether it behaved correctly. 
The complexity of a circuit relates to the level of abstraction, The level of 
abstraction relating to information processing on a digital system, can be 
briefly characterized as that shown in Table 1.1
Control Data Level of abstraction
Logic value 
(or sequence of logic values)
Logic level
Logic value Words Register level
Ins Words Instruction set level
Programs Data structures Processor level
Messages System level
Table 1.1: Level of abstraction in information processing on 
a digital system.
A complex circuit is usually regarded as a System because it becomes 
unmanageable or meaningless for us to consider circuit operations only in 
terms of processing logic values. A  system usually comprises two sections- 
Data and Control.
Testing involves the activity, which aims at ascertaining design errors and 
physical faults. Sometimes, the testing of design errors is called Design 
Verification. Several examples of design errors are, incomplete or inconsistent 
specifications, incorrect mapping between different levels of design, and 
conflicts of design rules. Physical faults comprise fabrication errors,
3
fabrication defects and physical failures [Abr94]. A number of examples of 
physical faults are:
• Wrong components
• Incorrect wiring
• Shorts caused by improper soldering
1.1.3 Testable Design
With the increasing complexity of digital systems, testing becomes more 
and more important. Test Processing affects the viability of the current 
semiconductor industry significantly. The cost of testing a digital system has 
become a major component in the cost of designing, manufacturing and 
maintaining. The cost of testing reflects many factors such as testing time, 
Automatic Test Equipment (ATE), etc.
Digital System design must take testability into consideration in addition 
to its functionality. In the other words, Digital System design must be testable. 
This is a fundamental concern to the successful implementation of a digital 
system design.
Examples that embody testable design criterion are the consideration of 
inserting test points, Built In Self Test circuitry (BIST), and scan chains. 
Another one is partitioning of large combinational circuits.
1.1.4 Low-Power Design for Test
The principle of lower power seems to be the permanent objective of 
digital system design. Currently, it is the miniaturization of some 
communication and information processing products such as mobile phone
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and portable computing products that prioritize the relevant research of low 
power design methodologies. The target of this research is to enhance the 
lifetime of mobile phone batteries. However, from a test point of view, low 
power techniques are more significant.
Digital systems designed with Design For Testability (DFT) considerations 
can operate in Normal Mode and Test Mode. As is commonly known, digital 
system devices running in Test Mode can consume more power than when 
running in Normal Mode [Zor93], it can cause excessive heat, and could 
destroy the device.
1.1.5 High-Level Synthesis
Synthesis is usually defined as the translation of a behavioral 
representation of a design into a structural one [Ele98]. The whole synthesis 
process comprises several consecutive steps performed at different abstraction 
levels. Various basic implementation primitives are used and different 
synthesis methods are employed in the different steps. Usually Synthesis 
relates to system level, high level, logic level and physical design. In this 
thesis, the Synthesis refers to high-level synthesis only.
High-Level Synthesis (HLS) accepts a behavioral specification of a digital 
system and a set of objectives as inputs, an RT-level implementation is 
produced by HLS. A general high-level synthesis system comprises of five 
main steps: Compilation, High-level transformations, Scheduling, Allocation, 
and Binding. A typical HLS system is shown in Figure 1.2.
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Compilation
1
Design representation 
1
Scheduling
1
Allocation
1
Binding
1
RT level implementation 
Figure 1.2: A typical High-Level Synthesis (HLS) System.
While the first objective of High-Level Test synthesis is to improve the 
testability of a design, other constraints, such as performance and area, are 
also satisfied.
1.1.6 Test Parallelism and Power Constraints
Behavioral specification
1
Partitioning has been used widely. Partitioning is significantly important to 
reduce the number of actual combinational circuits for testing. The notion of 
Block-Tests (BT) has been brought into Digital System testing. The next 
problem is to determine the compatibility among the blocks. To reduce test 
application time, tests of blocks must be performed concurrently as far as 
possible. However, power constraints have to be considered to avoid chip
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overheating and possible damage. Power constraints must be observed during 
test scheduling. Test Scheduling will be focused on in greater depth in this 
thesis.
1.1.7 Power-Constrained Test Scheduling
In general, Operation Scheduling deals with the assignment of each 
operation to a time slot corresponding to a clock cycle or time interval.
Obviously, the main task for Test Scheduling is to minimize the Test 
Application Time (TAT), by ordering tests in an efficient schedule. Test 
Scheduling affects the concurrency of testing, therefore determines the 
parallelism of testing. The maximum number of simultaneous tests should be 
scheduled under power-dissipation constraint so as to benefit the minimization 
of TAT.
It is well known that TAT and power dissipation are two increasingly 
important issues. TAT affects the cost directly.
Since the problem of test scheduling is viewed as NP-Complete problem, 
the application of Heuristics is essential in Test Scheduling, which is the focus 
of this thesis.
1 . 2  T h e s i s  O v e r v i e w
The overview of the thesis is briefly introduced here. The background of 
the topics dealt with in this thesis is included in the Second Chapter.
A Power-Constrained Block-Test Scheduling (PTS) problem will be 
formulated and modeled in the Third Chapter. Here the Test Scheduling 
issue will be discussed in detail. Relevant definitions and explanations of the 
terms used in this thesis will be described in this chapter.
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A proposed novel Test Scheduling approach, named Merging Approach 
(MA) based on a tree growing technique, will be introduced in detail in 
Fourth Chapter, including the algorithm, the complexity analysis and an 
example of Test Scheduling using the proposed algorithm.
The experimental results will be presented in Chapter Five, including the 
comparison of experimental results of different Test Scheduling approaches.
The analysis of the advantages and disadvantages of the proposed 
approach in this thesis will be given in Chapter Six.
Chapter 2 
Background
2 . 1  I n t r o d u c t i o n
In this chapter, a brief introduction to Block Test Scheduling (BTS) will be 
given. The following sections will cover the use of Design For Testability 
(DFT), High-Level Test Synthesis (HLTS), High-Level Low-Power Synthesis 
(HLLP), Test Parallelism (TP) and Test Time Reduction (TTR). The last 
section will cover several Heuristics approaches.
2 . 2  D e s i g n  f o r  T e s t a b i l i t y  ( D F T )
With the increasing complexity of digital systems, traditional methods of 
electronic device testing are becoming insufficient. The problem of testing 
digital systems has become more of a challenge.
Undoubtedly, economic considerations are at the heart of all testing 
problems [Wil94], Testing application time cannot be too long; otherwise the 
relevant cost will increase rapidly, which is unacceptable. Because of this, 
Automatic Testing (AT) is an essential procedure for digital system
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verification. This verification idea involves the use of Automatic Test 
Equipment (ATE).
In our context "Testing" means Digital System Testing (DST). Digital 
Systems are tested by applying a sequence of signals to their inputs and 
observing their outputs. If the input and output ports are directly accessible by 
the Test Equipment, they are called primary inputs/outputs. Otherwise, if 
they are directly inaccessible, they are called component inputs/outputs. 
According to output signals, identification is made to judge that the circuit is 
correct or not. The practical testing procedure depends on the method used. 
For example, it is unnecessary to get the observation of output ports for Iddq 
testing; instead the power supply current is monitored. Built-In Self-Test 
(BIST) method can be used to compress the outputs and provide only the test 
outcome in the form of a signature. However, an input pattern, generated 
based on a given fault model, is required by all methods. (Here, only the 
stuck-at fault model [Abr90] is considered which captures also many other 
faults.)
Obviously, the key problem of testing is the derivation of an adequate test 
set for a particular circuit. This process is known as Test Pattern Generation 
(TPG). TPG is automated using a computer and is called Automatic TPG 
(ATPG).
An exhaustive test is not practical for any non-trivial combination circuit, 
because of the exponential complexity.
Functional testing for blocks containing recognizable functions [Wil94] is 
used for testing a sequential circuit. A functional test strategy is also employed 
when testing Medium-Scale Integration (MSI) and Large-Scale Integration 
(LSI) devices especially where Microprocessors (MP) are concerned.
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The testing of digital system is quite complex. To reduce the number of 
test vectors, partitioning of a digital system is essential, and the treatment of 
test points is rather flexible.
2 . 3  H i g h - L e v e l  T e s t  S y n t h e s i s
As mentioned above the basic aim of High-level Test Synthesis (HLTS) is 
to improve the testability of a design, while other constraints such as 
performance and area are satisfied.
HLTS is usually carried out by DFT specific transformations together with 
traditional High Level Synthesis methods. Testability measures are associated 
with Test Synthesis as one factor of the cost function to guide the synthesis 
process. HLTS tries to find a good trade-off between Design Testability, 
performance, area and Power dissipation. Heuristic algorithms are usually 
employed to estimate the testability measures, when the final implementation 
at the gate level is not yet known.
So far, a number of different approaches have been proposed in both the 
behavioural and structural domains at algorithm or RT levels.
A survey on HLTS is given in [Wag96]. Strategies and challenges of the 
System-on-Chip test are given in [Agr94, Cho94, Var97, Zor98a, Mar99b], 
Information about Structural test-point insertion can be found in [Bat85, 
Dey94, Gu96, Var98],
Test-Register Minimization (TRM) is another technique derived from 
either HLS techniques or RTL Transformations [Avr91, Pap91, Avr93, Har93] 
The main challenges in relation to System-on- Chip Test are:
(1) Core Internal Test Challenges
(2) Core Test Access Challenges
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(3) System-chip Test and Diagnosis Challenges.
In relation to Core Level Test, it can be said that a core is typically the 
hardware description of current standard ICs, e.g., DRAM core, RISC 
processor, or DSP. A given core is tested as part of the overall System-chip by 
the System Integrator and not tested individually as in standard ICs. Usually 
the cores, especially hard cores, are dealt with as a black box, because the 
system integrator in most cases (except for soft cores) has very limited 
knowledge of the structural content of the adopted core. So this necessitates 
that the core provider develops the core test, i.e., the corresponding test pattern 
and the DFT structures, and delivers the test with the core [Zor98a].
In the traditional approaches, hard cores tests are predetermined for the 
overall chip test method and the desired fault coverage. So it’s the designer 
that incorporates hard cores test requirements during test development. With a 
System chip, on the other hand, a core provider is not necessarily familiar with 
the target application information of components and their quality 
requirements. Thus, the provided quality level might or might not be adequate. 
If the fault coverage is too low, the quality level of the system chip is put at 
risk, and if it is too high, the test cost might become unacceptable.
Core-based System-on-Chip (CBSOC) designs bring us a number of test 
challenges. Several reusable intellectual property (IP) cores are integrated to 
form a wide range of functionality on a single die. As IP cores become more 
complex, the volume of test data for a SOC is growing rapidly. To test these 
systems effectively, each core must be adequately exercised with a set of 
precompiled test patterns provided by the core vendor.
Unfortunately, the input-output (I/O) channel’s capacity, speed and 
accuracy, as well as data memory of Automatic Test Equipment (ATE), are
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limited. So to apply the enormous volume of test data to the SOC is becoming 
increasingly difficult.
Reducing test-data volume will not only reduce ATE memory 
requirements, but also reduce testing time. The testing time depends on the 
test-data volume, the time required to transfer the data to the cores, the rate at 
which the test data is transferred (measured by the cores test-data bandwidth 
and ATE channel capacity), and the maximum scan chain length. Shortening 
and reorganizing the scan chain can also reduce the total test time. So, test- 
data compression and decompression techniques offer a promising solution to 
reduce the enormous test-data volume for SOC’s.
A novel approach that uses an embedded processor to aid in deterministic 
testing of the other components of an SOC is presented in [Jas02], By this 
approach, a program containing Compressed Test Data (CTD) can be loaded 
into the processor on-chip memory by the tester. The proposed approach 
supports external testing of embedded cores using deterministic test vectors.
A kind of new test-data compression method and decompression 
architecture is presented in [ChaOlb]. Other test-data compression techniques 
are presented in [Ish98, Jas02].
2 . 4 H i g h - l e v e l  L o w - P o w e r  S y n t h e s i s
There are three major sources of power consumption in CMOS circuits- 
Switching, Short-circuit and Leakage. Usually, if proper design techniques are 
used, short-circuits and leakage can be made negligible. Thus, switching is the 
main factor responsible for power consumption. Switching determines the 
effect of charging and discharging of node capacitance in the circuit and it’s 
given by the following formula [Ped96]:
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P switch _C,Vdd2Esw fclk
2
Where Ci is the total physical capacitance at the output of the node, Vdd is the 
supply voltage, Esw is the average number of output transistors per clock cycle 
(also called switching activities), and fcik is the clock-frequency.
According to the above formula, if a lower power consumption design is 
required, a reduction in supply voltage Vdd might be desirable due to its 
quadratic relation to power. However, the reduction of Vdd has a negative 
impact on the design speed. It is well known that the reduction of Vdd 
increases the delay of the components and thus reduces the throughput of the 
design, which is a very undesirable effect. Many high-level low-power 
synthesis techniques have been presented in the literature, a survey on these 
techniques is given in [Ped96].
High-level power consumption estimation [Meh94, Cha95a] plays an 
important role in high-level lower-power synthesis. A general approach that 
uses a parameterized module library together with other heuristics or 
analytical methods to get the power consumption estimation for a complete 
design can be found in [Kum95, Mar95].
Power Optimization technique is also used in high-level low-power 
synthesis. The main goal of a High-Level Power Optimization system is to 
produce a RT level design, which has minimum power consumption, while 
achieves the required throughput.
2 . 5  T e s t  P a r a l l e l i s m  a n d  T e s t  T i m e  R e d u c t i o n
The approaches that reduce the test application time by restructuring the 
test sequence can be classified into two classes: the Static approaches and the
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Dynamic approaches. The main feature o f  Static Test Sequence restructuring 
approaches is that they do not increase the complexity o f  test generation. The 
test generators are assembled in order so that the overall application time is 
reduced [Dim 91, Fen91].
Dynamic test sequence restructuring tries to reduce the num ber o f  test 
vectors by carefully assigning the unspecified input signal values to binary 
constants [Lee92, Pra92],
For a Built-In Self-Test (BIST) circuits, the first test sub session lasts until 
the sub-circuit with the smallest test length has been tested. The minimized 
execution techniques, which order the registers included in single scan chain, 
are proposed in [Gup91, Nar92], In [Nar93, Nar95], a configuration approach 
for single scan chain in order to minimize the shift time in applying test 
patterns on a device is proposed.
For reducing the overall test application time, multiplexers are employed 
to bypass registers that are not frequently accessed in the process. In [Lai93] a 
technique that reduces test application time for general scan design circuits, is 
proposed. The test application time can be reduced to a given scan path by 
exploiting and eliminating unnecessary scan operations.
In [LarOlc], the authors deal with Scan-chain Sub-division, which is used 
as a technique to reduce test application time for SOC.
M any attempts have been made to share hardware elements when dealing 
with optimization o f test scheduling. Unfortunately, there is a conflict in the 
reduction o f  area overhead and testing time.
A m inim al set cover technique [Kim88] is proposed for Built-In Logic- 
Block Observation (BILBO) minimization. A technique o f  area optimization, 
while considering test scheduling using a graph coloring approach, is 
presented in [Kim82], In [ChaOl], the authors formulated the same problem as 
an Integer Linear Programming (ILP) as w ell as a graph search problem with a
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heuristic cost function. A High-level Power Optimization survey is contained 
in [Mac97].
2 . 6  T e s t  S c h e d u l i n g  H e u r i s t i c s
Several Heuristics for Test Scheduling will be introduced next. They are 
Simulated Annealing and Tabu Search respectively.
2.6.1 Simulated Annealing
Simulated annealing is a combinatorial optimization procedure corresponds 
to the annealing process in physics, where a material is heated up to its 
melting point and then the temperature slowly lowered to find its minimal 
energy state.
Its algorithm is similar to the Random Descend Method in that the 
neighborhood is sampled at random. By allowing uphill moves in a 
controllable mode, SA provides hill-climbing mechanism to avoid getting 
stuck in a local optimum.
The Simulated Annealing algorithm is proposed in [Kir83], After an initial 
solution is first created, a minor modification of it creates a neighboring 
solution and the cost of the new solution is evaluated. If the new solution is 
better than the previous, the new solution is kept. A worse case solution can be 
accepted at a certain probability, which it controlled by the temperature 
parameter.
The temperature is decreased gradually during the optimization process 
and this reduction in temperature leads to the probability of accepting 
worsening solution decreases. When the temperature value is approximately 
zeroed, the optimization terminates.
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The advantage of the Simulated Annealing algorithm is that it is relatively 
easy to implement. Among its disadvantages are long computational time and 
it requires complicated tuning of the relevant annealing parameters [Gaj92], 
Regulations and guidelines for parameter selection do not exist, with the rules 
often depending on the experimental results.
2.6.2 Tabu Search
Tabu Search (TS) [Hal96] is a search approach, which employs an 
artificial intelligence inspired technique. It can avoid trapping the actual 
solution at local optima, as a result of this intelligence being kept in memory 
[GI086].
As in the case of Simulated Annealing, TS is a high level heuristic 
procedure used to guide other methods towards an optimal solution.
TS is based on the assumption that an intelligent search should be based on 
more systematic forms of guidance rather than random selection. It also 
exploits flexible memory to control the search process. The main mechanism 
for exploiting flexible memory is to classify a subset of the neighborhood 
moves as forbidden moves (called Tabu). A short-term memory with a 
predefined length is used to remember the number of recent moves, which 
comprises both downhill and uphill moves. These moves are allowed to repeat 
and are selected intelligently (the best admissible moves are selected).
TS is very useful when the feasibility condition is very strong and the 
randomly generated neighborhood solutions are usually unfeasible ones. This 
is partly due to the fact that TS emphasizes complete neighborhood evaluation 
to identify moves of high quality, while SA samples the neighborhood 
solutions randomly.
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The main drawback of TS is that no theory has yet been formulated to 
support TS and its convergence behavior. Another obvious difference between 
TS and SA is that TS uses both short-term and long-term memory 
intelligently, while SA uses no memory.
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Chapter 3 
Power-Constrained Test Scheduling
The Digital System / SOC test problems cannot be dealt with at low levels. 
Test Application Time (TAT), being one of these problems, has to be 
considered more carefully. Cost considerations affect many designers in their 
product inventions.
Besides the cost consideration of TAT, the heat dissipated during test 
application of digital systems also affects the design of test methodologies. It 
is reported in [Zor93] that one of the major considerations in test scheduling is 
the fact that heat dissipated during test application is significantly higher than 
that during a digital system's normal operation. While trying to increase test 
parallelism in order to reduce test application time, the confining condition of 
power dissipation constraint (which relates to the overlap of block-tests.) 
should, of course, also be satisfied.
The so-called Unequal-Length Block-Test Scheduling [Cra88] refers to the 
scheduling tests for blocks of logic, which has unequal test lengths. It is 
viewed as part of a system-level block-test approach to be applied on a 
modular or view of a test hierarchy. The modular elements of this hierarchy 
include blocks at the following levels: subsystem, back-planes, boards, 
MCMs, IC dies, macro blocks and RTL blocks. The test hierarchy accepts
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RTL blocks as the lowest level blocks, and it is assumed that a test-step level 
scheduling has been carried out on RTL blocks.
Usually, any node in the hierarchy has different sub-nodes. After the test 
scheduling optimization has been performed on the node, a few parameters of 
each test node tj are determined. These features are given in Figure 3.1, test 
application time Tj, or Test Length (TL), power dissipation Pj and test resource 
set RES.SETj.
ti
RES.SETs RES.SET, RES.SETs RES.SET, RES.SET.o
t-6 tio
1
Figure 3.1: First Example of Node under Test.
To a certain node, its sub-nodes are considered for the optimization of 
parameters, such as test length, power dissipation. This optimization is 
performed so as to get an optimal or near optimal sequencing or overlaying
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(scheduling) of them quickly, while the power dissipation constraints are 
satisfied. A technique named Merging Approach based on the tree growing 
technique is proposed here to generate the block-test schedule profile at the 
node level. It is used to minimize the overall TAT, and to analyze and 
optimize the characteristics of power dissipation during test.
The first section of this chapter describes the current systems testing issues 
and the approaches currently employed. The emphasis here is on Core Testing 
Techniques and Core Related Scheduling approaches.
The second section outlines a brief survey of Power Test Parallelism 
techniques.
In the last section, system-testing under power constraints is described. 
Efficient algorithms that can be applied to this power-test model are proposed 
in the next chapter.
3 . 1  S y s t e m  T e s t i n g
With the steep increase of Digital System design dimensions the tendency 
is to shift to SOC technology (it has been changing for the classical synthesis 
methodology at high-level). Because of the cost consideration, design reuse is 
emphasized widely [And97]. Nowadays, more and more reusable cores are 
provided to the customers by IP vendors. A core is typically the hardware 
description of current standard ICs, e.g., Digital Signal Processor (DSP), 
Reduced Instruction Set Computer (RISC) processor, Dynamic Random 
Access Memory (DRAM). Such cores may be available in synthesizable RTL 
(soft) form, gate-level net-list form, or layout-level "hard macro" form 
[Zor97]. So, a lot of research effort today is concentrated on core synthesis 
and its testing.
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From a digital system-testing viewpoint a core should initially be well 
characterized. The core internal test (prepared by a core vendor or creator) 
needs to fit for adequate description, portable and ready for plug and play. 
This allows for interoperability in the relevant SOC test. An internal test 
should be described in a standard format, so that compatibility is ensured. The 
IEEE P I500 [Zor97] proposes such a standard. The SOC test requires 
adequate test scheduling. The scheduling is required to satisfy a number of 
system level requirements, such as overall test time, power dissipation, and 
area overhead. It is necessary to run intra-core, inter-core tests and test 
scheduling in a certain order so as to avoid impacting the test contents of 
individual cores or modules.
In the last few years’ interest in MCMs has grown rapidly, due to advances 
in miniaturization techniques. This has contributed to higher performance and 
reliability in the field of commercial to military electronic products. The 
production test and field test of large MCM designs will be seriously affected 
by TAT and Test Mode power dissipation problems unless they have been 
optimised in testing. The complexity and dimensions of such digital systems 
(like MCMs) balance the optimisation of TAT with power dissipation 
constraints.
3.1.1 Core Testing
A general hierarchical test structure is described in Figure 3.2 [Zor97]. 
Since more and more VLSI chips adopt multiple cores from different vendors, 
the testing issue and the power dissipation problem become increasingly 
serious. All core users must face the following two key issues: one is the 
interconnection of cores within a chip, another is the ability to perform an 
effective test on the final device.
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Test concurrency of core-based system testing is affected by the core 
supplier's application interface.
F ig u r e  3.2: A General Hierarchical Test Structure.
A core should, therefore be characterized well from a test perspective, 
fault coverage and power consumption in test mode or normal mode. 
Adequate test scheduling is required for the SOC composite test. Test 
scheduling is performed to satisfy a number of system level requirements, 
such as Total Test Time (TTT), Power Dissipation (PD), area overhead, etc. 
Furthermore, test scheduling is also necessary to run intra-core and inter-core 
tests in a certain order so as to avoid impacting the testing contents of other 
individual cores or modules.
Many general approaches concerning core testing are introduced in 
[And97], Firstly, to finalize core functional tests that run in the complete chip, 
parallel multiplexed access mechanism from chip pins is provided. The degree 
of test concurrency drops when there are more I/Os than chip pins or when 
routing is complex. Secondly, by encapsulating cores in a JTAG (Joint Test
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Action Group) scheme, such as Boundary Scan Ring (BSR), to run core tests 
in parallel is isolated with little need for external support. Thirdly, by using 
BIST or scan techniques to test each core, internal control and observation are 
provided.
If there is no method to ensure that multiple cores are tested in parallel, 
system test time may be unacceptably long. Fortunately, being a test method, 
one of the features of BIST is autonomy and self-sufficiency. So, BIST is 
considered ideal for a modular-based system [Zor97].
There are BIST strategies, such as the one referred to in [Zor90], which 
tries to solve the core test scheme problem, by using a divide and conquer 
approach to enhance the overall control and observation. There are still 
pending problems, however, when using this strategy, in isolating and 
accessing the boundaries of the modules. There are also problems in 
automating the process of assembling the set of inter-module and intra module 
set of tests in the overall chip [Ben97].
A Macro Test is an approach used for testing embedded modules as stand­
alone units. This approach is very suited for core-based testing and from this 
point of view it is very suitable for hierarchical and divide and conquer 
approaches.
3.1.2 Core Test Scheduling
Scheduling can be used to reduce the overall Test Vector Set (TVS) 
substantially in the various core tests, but the test quality of IC design is not 
improved. An example of this is a core-based design, with a given set of cores, 
and given corresponding test protocols and sets of test patterns.
Through test protocol scheduling, the various expanded test protocols can 
be scheduled, and the total TVS of the system can be minimized [Mar99a]. At
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test protocol level, the test scheduling offers a good trade-off between test 
vectors set reduction and the computational effort to achieve this.
A method is introduced in [Sug98] that selects a test-set for each core from 
a set of tests provided by the core vendor. Meanwhile, the problem of 
scheduling their tests in order to minimize the testing time is addressed also. 
Each test set comprises a subset of patterns for BIST and a subset of patterns 
for external testing. It is the core vendor that provides multiple test sets for 
each core, including varying pattern proportions for BIST and external testing 
for the test sets. The core test-scheduling problem can be fonnulated as a 
combinatorial optimization problem and solved using heuristics. Two 
restrictive assumptions are made in the method. The first one is that every core 
has its own BIST logic. In other words, the BIST components of the test set 
for any two cores can be assigned identical starting times. The second 
assumption is that external testing can be carried out for only one core at a 
time (i.e. there is only one test access bus at the system level).
An optimal solution approach for the test-scheduling problem for core­
based systems is proposed in [ChaOla], This approach is based on a mixed- 
integer linear programming model. The drawback is that, when the number of 
cores in large test-scheduled systems grows, this approach features non­
polynomial time. A heuristic-scheduling algorithm, named Shortest-Task-First 
(STF), is proposed instead to handle such systems. Given a set of test-tasks, a 
set of test resources and the test access architecture, the test scheduling 
solution refers to the problem of determining start time for the tasks, so that 
the total test application time is minimized. Other approaches [Zor98b] deal 
with the core test problem at system level by focusing the design of efficient 
test access architectures.
In [LarOOa, b], a greedy heuristic is proposed for core test scheduling 
under power constraints. The relevant work is developed in [LarOla, b]. It
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considers test scheduling and design of test bus infrastructure at the same time. 
With this approach, test time, test bus length and width are minimized while 
power consumption constraints and test resources are considered. There are 
two steps for this approach. In the first step, a heuristic is used repetitively to 
select a feasible solution at a low computational cost. The second step 
optimizes the feasible solution by a simulated annealing approach.
3 . 2  P o w e r - C o n s c i o u s  T e s t  P a r a l l e l i s m
Power consumption limitation is a critical issue in computing devices, 
particularly in portable and mobile platforms such as laptop computers and 
cell phones. Power dissipation during test has not yet been thoroughly 
researched with much more research to be done. Power consumption during 
test is important since excessive heat dissipation can damage the circuit under 
test. Since power consumption in Application Test Mode (ATM) is 
significantly higher than that during normal operation, special attention must 
be taken to ensure that the power rating of the SOC is not exceeded during test 
[Zor93].
A number of techniques to control power consumption in test mode have 
been presented in the literature. These include the following:
Test-Scheduling Algorithm under power constraint [Abr90], low-power 
Built-In Self-Test (BIST) [Agr93a, Agr95], and techniques for minimizing 
power during Scan Testing [Agr93b, Agr94, Ait99]. Power consumption is 
especially important for SOC’s, because test-scheduling techniques for system 
integration attempt to reduce the test time by applying scan BIST vectors to 
several cores simultaneously [Ali94, AMS]. Therefore, it is extremely 
important to control power consumption while testing the IP cores in a SOC.
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There are a few Structural Domain approaches that tackle the power 
dissipation problem during test application at logic level. These include Test 
Vector Reordering (TVR), Test Vector Inhibiting (TVI), switching activity 
conscious ATPG and Scan Latch Reordering (SLR). Unfortunately, the above 
approaches are inefficient at high levels. An efficient solution that partitions 
the system under test at system-level is proposed in [Zor93], which includes 
appropriate test planning and scheduling to solve the test-scheduling problem 
under high-level power constraints. A feasible solution is proposed in the next 
chapter in this thesis.
The power dissipation problem during test application is described in this 
section. Then the main techniques, which have been applied to solving the 
problem, are surveyed. Finally, previous work on Power-Constrained Test 
Scheduling techniques, the main topic of this thesis, will be focused on.
3.2.1 Power Minimization During Test Application
Performance, cost, and testability are the main parameters targeted during 
the Synthesis and Optimization phase of integrated circuits. The following 
research outlined solutions for minimizing power dissipation during normal 
(functional) operation mode. High-level power minimization techniques in 
[Abr90, Agr93a, Agr95] yield trade-off throughput, area and power dissipation 
during scheduling, allocation and binding. At logic level, two successful 
power management techniques, based on pre-computation [Agr93b, Agr94] 
and graded evaluation [Ait99], have been presented. However, to consider 
only power dissipation during the normal operation mode is not enough. It is 
essential to scrutinize it during test operation mode as well.
In [Zor93, Ali94], it is proposed that power dissipated during test 
application is significantly higher than power dissipated during normal
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functional operation, which can lead to loss of yield and decrease the 
reliability of circuits under test. The reasons for high power dissipation during 
test application are as follows:
1). The correlation between consecutive test vectors generated by an 
automatic test pattern generator (ATPG) is very low, since a test is generated 
for a given target fault without any consideration of the previous test vector in 
the test sequence.
2). The use of design for testability (DFT) scan techniques destroy the 
correlation, which typically exists between successive states of the sequential 
circuit by allowing the application of any desired value to the state latches.
During the VLSI design flow, minimizing power dissipation increases the 
reliability and the lifetime of circuits [Cha95b, ReyOO, Wed96]. It is reported 
[Ped96] that the Deterministic Dominant Factor of power dissipation is 
dynamic power dissipation caused by switching activities [Cha95b, ReyOO], 
The additional power dissipation in test mode is caused by significantly higher 
switching activity during testing than in functional operation. Techniques 
developed in the above references have successfully reduced the circuit power 
dissipation during functional operation.
Testing of low power circuits has recently become an area of concern for 
the following reasons:
Firstly, it is reported [Zor93] that there is significantly higher switching 
activity during Test Mode than during normal operation and, hence higher 
power dissipation in test mode. This can decrease the reliability of the circuit 
in Test Mode due to excessive temperature and current density. Circuit 
designed using power minimization techniques may not tolerate this.
Secondly, high switching activity during Test Application can leads to 
manufacturing yield loss, which can be explained as follows: High switching 
activity during test application causes a high rate of current flowing in power
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and ground lines leading to excessive power and ground noise. And this noise 
can change the logic state of circuit lines leading to incorrect operation of 
circuit gates causing some good dies to fail the test [Wag98], Hence, it has 
become an important issue to address the problems associated with testing low 
power VLSI circuits.
Spurious transitions (i.e. glitches) during functional operation do not have 
any useful function and cause useless power dissipation. So power can be 
saved during test application and during normal operation, by eliminating 
spurious transitions [Cha95b, Ped96, ReyOO]. Many (new) techniques have 
been presented in the literature.
1. Memory optimization techniques
2. Hardware-Software partitioning
3. Instruction-level power optimization
4. Control-Date-Flow transformations
5. Variable-Voltage techniques
6. Dynamic power management
7. Interface power minimization
8. Approximate signal processing
Many techniques have been proposed to overcome the problem of high 
power dissipation during test application. Usually, the ordering of both scan 
flip-flops and the test patterns influences power and energy. Most of the 
techniques relate to BIST methodologies at logic level. They can be classified 
into those that apply to Test-per-Scan BIST schemes and those that apply to 
Test-per-Clock BIST schemes. In Test-per-Scan BIST systems, a test pattern 
is applied to the Circuit-Under-Test (CUT) via a scan chain every m+1 clock 
cycles, where m is the number of flip-flops in the scan chain. The response is
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captured into the scan chain and scanned out during the next m clock cycles; 
meanwhile the next test vector can be scanned in simultaneously. A 
modification of the scan cell design is proposed in [Her98], By this method, 
the Circuit-Under-Test inputs remain unchanged during operation, and a 
significant energy saving can be realized by means of this novel design for 
scan path elements. A low transition random pattern generation technique is 
proposed in [Wan99], Using this technique, signal activities in the scan chain 
can be reduced. Using a AT-input Gate and T Latch a high correlation between 
neighboring bits in the scan chain can be generated. Consequently, the number 
of transitions, and thus the average power dissipation is significantly reduced.
A post ATPG phase technique is proposed in [Cha94a, b, c], to reduce 
power dissipation for full-scan and for pure combination [Dab94] circuits. In 
[Dab98], the authors summarize the above techniques and use a transition 
graph for low power consumption in scan circuits and combination circuits. 
Firstly, in the full-scan case, a fixed scan-latch ordering is assumed and then, 
using a greedy heuristic, a test-vector ordering is computed so as to minimize 
the power dissipation during test application. Secondly, two heuristics are used 
to minimize power dissipation. Scan-Latch Ordering uses the Random 
Ordering Heuristic and Test-Vector Ordering uses Simulated Annealing. 
Finally, by the methods of circuit disabling, switching activity is inhibited in 
the embedded combination circuits, meanwhile the test values are scanned-in 
and scanned-out.
In test-per-clock BIST systems, the outputs of a test pattern generator are 
connected directly to the inputs of the CUT. A new test pattern is applied at 
each clock cycle and the response is loaded into the response analyzer. By 
generating test vectors from TPGs that cause fewer transitions at circuit inputs, 
switching activity in the CUT can be reduced. In the same vane, a BIST 
strategy based on two different speed LFSRs is proposed in [Wan97b]. Its
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objective is to decrease the overall internal activity of the circuit by means of 
connecting inputs with elevated transition density to the slow LFSR. This 
approach can reduce the average power consumption without any loss of fault 
coverage.
A technique named as Reseeding Scheme in conjunction with a Vector 
Inhibiting Technique, is proposed in [Gir99a] for the purpose of minimizing 
the energy dissipation during test. This is an effort at tackling the increased 
activity during test operation of hard-to-test circuits that contain pseudo­
random resistant faults. An improvement of this technique is proposed in 
[Man99], where the filtering action is extended to all the non-detecting vectors 
of the pseudo-random test sequence. However, a circuit cannot be prevented 
from excessive peak power consumption by these techniques.
In [Moh02], an approach for reducing power consumption in the checkers 
used for Concurrent Error Detection (CED) is proposed. Spatial correlation 
between the outputs of the circuit that drives the primary inputs of the 
checkers is analyzed to order them such that switching activity (and hence 
power consumption) in the checker is minimized. The reduction in power 
consumption comes at no additional impact to area or performance and does 
not require any alteration to the design flow. The only cost involved is the 
computing time in the input ordering for the checker that minimizes the power 
consumption.
3.2.2 Power-Constraint Test Scheduling
Most of the Block-Test Scheduling techniques proposed so far, are only 
addressed at logic-level in order to schedule for test time minimization by 
using parallelism, or to schedule for area overhead optimization by sharing test 
resource in data path blocks [Cra88], These techniques are certainly valid for
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logic-level, or at most, RT level blocks. Unfortunately, their function is 
limited. They cannot schedule BIST of parallel blocks for a complex VLSI 
device.
In [Zor93], the BIST scheduling approach has taken power dissipation into 
account during block-test scheduling for the first time. This approach not only 
performs global optimization, but also considers other factors such as block 
type, adjacency of blocks (device floor plan). The latter are unknown at high- 
level, however. In complex VLSI circuit design, the block test set is large and 
varies in test length. So it is impractical to expect that this approach can 
provide any polynomial complexity algorithm. This approach is useful only 
for defining and analyzing the problem.
Even if there is no resource conflict on a pair of tests, it still does not 
necessarily mean the two tests can be performed concurrently. This is because 
the combined power consumption must be ensured carefully not to exceed the 
maximum power limit. One example is memories. Usually they are organized 
into blocks of a fixed size. In normal operation mode, just one block is 
activated per memory access at the same time; other blocks are in the power­
down mode so as to minimize the power consumption. For memory system in 
test mode, it is desirable to concurrently activate as many blocks as possible so 
as to minimize test time provided that the power consumption limit of the 
system is not exceeded.
Testing of MCMs is another example. For testing MCMs, an attractive 
approach is to use BIST block executing in parallel. In normal operation 
mode, the blocks are not activated simultaneously. So the inactivated blocks 
do not contribute significantly to total power dissipation. However, in test 
operation mode, a concurrent execution of BIST in many blocks will bring 
significantly higher power dissipation, and it might exceed the maximum 
power dissipation limit. In consideration of the reliability of a digital system
32
under test, execution of self-test blocks must be scheduled carefully following 
a certain principle so that the maximum power dissipation limit is not 
exceeded at any time during testing.
The problem of minimizing power dissipation during test applications is 
addressed at a higher level in [Cho94, Cho97], In [Cho97], where the problem 
of scheduling equal length tests with power constraints is formulated. The 
objective is to find a test schedule with power-constraint, which covers every 
test in at least one test session, so that the total test application time is 
minimized. The solution is divided into two steps: identifying the solution 
space, and then, searching the solution space for an optimum solution. For 
solution space identification, the following definitions are given. The first one 
is Power Compatible Set (PCS), which is a set of tests that can be performed 
concurrently. The second one is Maximum PCS (MPCS), which is a subset of 
PCS, in which no compatible tests can be added without exceeding the 
maximum power consumption limit.
Macro Test (MT), is an approach being used to test embedded modules as 
stand-alone units, and is very suited for core-based testing. From this point of 
view it is very suitable for hierarchical and divide and conquer approaches. 
Macro Test is based on the following concept [Mar97], A test can be divided 
into a test protocol and test patterns, where the test protocol gives the 
regulation on how to apply the test patterns to the inputs and how to observe 
the outputs of the macro under consideration. Through test protocol expansion, 
a translation of macro-level test to IC-level test is performed. Macro Test and 
test protocol expansion are designed to support multiple levels of hierarchy in 
a design. Once the various core tests are expanded to chip level, they can be 
applied in a simple sequential order, or be scheduled by the test protocol 
scheduler [Mar99a]. Test Protocol Scheduler attempts to perform the various 
cores tests in parallel as much as possible so that the Test Application Time
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(TAT) can be reduced. However, the possibility of power dissipation increases 
while reducing the TAT is not taken into account yet. Macro Test (MT) 
supports every kind of test accesses, including parallel direct access, serial 
scan and BIST.
3 . 3  P T S  P r o b l e m  M o d e l i n g
The modeling of PTS problem will be discussed in detail in this section. 
It comprises of five subsections: System Modeling, High-Level Power 
Dissipation Estimation, PTS Problem Formulation, The Tree Growing 
Technique and Power-Test Scheduling Chart.
3.3.1 System Modeling
The problem of Power-Constrained Block-Test Scheduling (PTS) was first 
theoretically analyzed in [Cho97] at IC level. Generally, it can be viewed as a 
compatible test-clustering problem, which is a known NP-Complete problem. 
A merging approach based on the tree growing technique is proposed in this 
thesis to tackle the PTS problem. The approach has a polynomial complexity, 
and this is very important for the system level test scheduling efficiency. The 
proposed approach deals with the so-called Unequal-Length block test 
schedule problem, i.e., the tests for blocks of logic are of unequal length. In 
this approach, the order of the tests within a block test set is not considered.
3.3.2 High-Level Power Dissipation Estimation
When we talk about power in relation to the current topic we usually mean 
the instantaneous power.
34
Instantaneous power can be represented as pit), which is the power 
dissipation value at any time instant t: p(t) = i{t) x v(t), where i(t) and v(t) are 
the instantaneous current and voltage in the circuit respectively. In general, the 
voltage is a constant and equals to the power supply, i.e., v (t) = V(ui.
Provided p jt)  is the instantaneous power dissipation of test t, and Pj(t) is 
the instantaneous power dissipation of test tj, then the total power dissipation 
of a test session (i.e., two overlapped tests) is approximately the sum of the 
instantaneous power o f test tj and test tj. This relation as depicted in [Cho97] is 
shown in Figure 3.3. Normally it is unacceptable for the instantaneous power 
to exceed a maximum power dissipation limit Pmax, because the IC might be 
destroyed if this occurs. Unfortunately, the instantaneous power of test vectors 
are difficult to obtain, as different test schedules will result in diverse 
instantaneous power dissipation profiles for the same test.
pi (t)= instantaneous power dissipation of test t; Time, TP(ti)=\pi (x)\=ntaxiinuni power dissipation of testt-,
Figure 3.3: Pow er D issipation  as a Function o f  Tim e.
In order to simplify the analysis, a fixed power value P, is assigned to all 
test vectors in test i,- so that at any time instant the power dissipation is no 
higher than Pt.
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To evaluate the power properties of BIST architecture several parameters 
are important; most of which are detailed in [Ger99]. The consumed power is 
directly determined by the switching activity and affects the battery lifetime or 
junction temperature during test. The maximum power corresponds to the 
maximum power consumption rate during test time. If the maximum power 
limit is exceeded, the IC may be destroyed. The Time-average power 
(Average power) is the total consumed power divided by the test time. This 
parameter affects reliability caused by constant high-power consumption.
The approach for power analysis as described above, is suitable for work 
with the proposed algorithms in this thesis. Accurate high-level power 
evaluation is impossible, so power estimation is the only viable solution. A 
constant additive model is employed for power estimation. For the purpose of 
simplification, only a constant Power Dissipation (P,) value is associated with 
each block-test. As to the total power dissipation at a given test schedule time, 
it is only the P,- summing relation of the running block-tests.
Usually there are three ways to estimate the Power Dissipation, P,- of a 
block-test at a high level:
- Maximum P,,
- Average P,- and
- RMS P i .
Firstly, P, can be defined as the Maximum power dissipation (Peak Power) 
over all test vectors in test tj. It is the upper bound power dissipation in test t,, 
and its definition is pessimistic. In this case, two tests and test tj, where peak 
power occurs at different time intervals, are not allowed be scheduled in the 
same test session.
Secondly, P, can be defined as the Average power dissipation over all test 
vectors in a block-test tj. In the analysis of power dissipation, its definition 
might be optimistic when many test vectors are applied simultaneously, as the
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average value cannot describe the instantaneous power dissipation of each test 
vector. Therefore, at some time intervals, it is possible that the power 
dissipation limit of the IC might be exceeded.
Thirdly, RMS power dissipation is needed to tackle the problem when 
instantaneous power dissipation includes short power spikes and a more 
accurate estimation is sought.
3.3.3 PTS Problem Formulation
The circuit activity should be maximized so that the circuit can be tested 
thoroughly in the shortest possible time. However, in a test environment, the 
difference between the various power estimation values for each test is very 
small [Cho97]. In this thesis the lowest level block considered is at the RTL 
(Register Transfer Level) in the test hierarchy, and it is assumed that a test- 
step level scheduling has already been applied at this level. Additionally, by 
using the approach proposed here for optimizing the blocks in the test 
hierarchy from the lowest level (RTL) to the top level (System Level), the 
difference between the power values could be further reduced. The reason is 
that, after applying the PTS algorithm at each level, the circuit activity or 
power consumption is maximized and balanced.
So Pi can be viewed as the maximum Power Dissipation over all tests 
vectors in test tj [Cho97], In further analysis, P; is assumed to be the maximum 
Power Dissipation of test t
3.3.4 The Tree Growing Technique
A tree growing technique was first proposed in [Jon89] and further 
developed in [MurOOa, b].
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It is used to exploit the potential of test parallelism by merging and 
constructing the Concurrent Test Set (CTS). This is achieved by means of a 
Binary Tree Structure (not necessarily complete), called Compatibility Tree, 
which is based on the compatibility relation between tests.
A drawback in the original technique [Jon89] is that the compatibility trees 
are binary trees. This limits the number of children test-nodes that could be
overlapped to the parent test node to only two. The number of children test 
nodes in practice can be larger than two, as in the example depicted in Figure 
3.4. [MurOOc]. An Extended Compatibility Tree (ECT), given by means of a 
generalized tree, is proposed in [MurOl] to break this limitation.
The compatibility relationship comprises three components.
(1) The power dissipation accumulated on each tree branch should not 
exceed the power dissipation constraint Pmax.
(2) The test lengths of the nodes in a tree branch should be non­
increasing from root to leaf. In other words, the boundary of test 
sessions cannot be broken when growing the tree.
(3) Tests have to be compatible from the resource usage point of view.
(b)
Figure 3.4: M e r g in g  S te p  E x a m p le .
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In the merging step example in Figure 3.4, the partial test schedule chart is 
given at the top, while the partially grown compatibility tree is at the bottom. 
Let's assume as follows:
(1) Tests t2, ts and i4 are compatible with test ti, while they are not 
compatible with each other;
(2) Ti, T2, Ts and T4 are the test lengths of test t/, t2, and t4 
respectively;
(3) T2 + T3< h ,
(4) T4 <Tj -  (T2 + T3).
As can be seen in Figure 3.4(a), there is a gap GAPi given by the following 
test length difference: GAP/ = Tj- (T2 + 7j) after tests ti, t2 and I3 have been 
scheduled. So a merging step can be achieved, because T4 < GAP;, by 
inserting test t4 in the partial test schedule and its associated ECT as in Figure 
3.4(b).
The process of constructing CTS's is implemented by growing the ECT 
from the roots to their leaf nodes. The root nodes are regarded as test sessions, 
whereas the expanded tree branches are regarded as their test sub-sessions. 
When a new test has to be merged to the CTS, the algorithm should avail of all 
possible branches in the ECT. In order to keep track of the available tree 
branches and to avoid the complexity of the generalized tree travel problem, a 
list of potentially Expandable Tree Branches (ETB) is maintained. This list is 
kept by means of special nodes that are inserted as leaf nodes in each ETB of 
the expanded compatibility tree. These leaf nodes are called gaps and are 
depicted as hatched or shaded nodes in Figure 3.5.
There are two types of gaps. The first set of gaps (hatched), called 
"remnants gaps" are those left behind each merging step, as in the cases of 
GAP/ and GAP 1 - 14 in the above example. They are similar to the incomplete 
branches of the binary tree from [Jon89].
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The second set of gaps (shaded), are auxiliary gaps created as the 
superposition of the leaf nodes and their twins as in the equivalence given at 
the right in Figure 3.5. They are generated in order to keep track of "non­
saturated" tree branches, which are also potential ETBs. "Non-saturated" tree 
branch means any ETB with accumulated power dissipation still under the 
given power dissipation limit. The root nodes (test sessions) are considered by 
default "shaded" gaps before being expanded.
3.3.5 Power-Test Scheduling Chart
A Test Schedule generated by the so-called List Scheduling-Based PTS 
Algorithm (PTS-LS) is given in Figure 3.5 [MurOOb]. It can be easily 
translated into a PTS chart as in Figure 3.6, which gives a clear view of the 
power dissipation distribution over the test application time.
R e s t (H a tc h e d )  G a p
S h a p e d  G a p
Figure 3.5: Test Scheduling Chart and ECT Example.
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Chapter 4 
Merging Approach Based on the Tree 
Growing T echnique
4 . 1  I n t r o d u c t i o n
The goal of this chapter is to seek an approach with better efficiency and 
lower computational cost, e.g., less computational time. The comparison of 
existing test scheduling approaches is given in Section 4.2. In Section 4.3, our 
approach, the merging approach based on tree growing technique, is described 
in detail, including the description of the operating procedures, algorithm 
pseudocode, the analysis of the algorithm complexity and a test schedule 
example. In Section 4.4, the conclusion about this chapter will be given.
4 . 2  E x i s t i n g  T e s t  S c h e d u l i n g  T e c h n i q u e s
Many approaches have been proposed to solve the test-scheduling 
problem. Zorian takes into account for the first time the problem of the power
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dissipation during test scheduling [Zor93], however, his work focuses mainly 
on the definition of the problem itself rather than proposing a solution. Chou et 
al. give for the first time a thorough analysis of the power constrained test 
scheduling (PCTS) at IC level [Cho97], They use a compatible test clustering 
technique that is based on the compatibility of tests, to produce the power 
compatible set (PCS), and apply the minimization technique of the weighted 
cover table to obtain an optimum schedule. However, this work is confined to 
be a limited theoretical analysis, because the computation is too excessive due 
to the enormous covering table generated. Muresan et al. propose an Extended 
Compatibility Tree technique [MurOOa, b] to exploit the potential of test 
parallelism by merging the block-test intervals of compatible sub-circuits to 
expand compatible tree. Although the effect of filling in the idle time with 
shorter tests based on the compatibility relations among the tests is improved, 
this approach has a drawback, e. g., test stretch is restricted by the test session 
boundaries. This approach can generate a good enough result, but there still 
exists room for improvement. To get an even better result, it is possible to take 
this result as a starting point, and apply some optimization techniques, such as, 
Simulated Annealing (SA) [Kir83], Tabu Search (TS) [Ree93] and Genetic 
Algorithm (GA) [Hol75]. Larsson et al. propose an algorithm [LarOla] to 
increase the parallelism by greedy approach, however, the efficiency that they 
define the function of rectangle to model block test is not high. Chakrabarty et 
al. think the problem of test schedule as open shop problem. They tackle the 
test schedule problem [ChaOl] [LarOl] using a mixed integer linear 
programming (MILP) approach combined with power constraints. However 
the computational time of MILP grows exponentially with the number of cores 
and test resources.
Muresan et al. apply the tree growing technique [Jon89] to the field of 
Power-Constrained Block-Test Scheduling, and improve the tree growing
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technique to Extended Compatibility Tree (ECT), which is a practical solution 
to the problem of PTS.
4 . 3  M e r g i n g  A p p r o a c h  B a s e d  O n  T r e e  
G r o w i n g  T e c h n i q u e
The main limitation of the extended compatibility tree approach is that test 
stretch is restricted by the test session boundaries.
Because of the boundary limitation, the result produced by extended 
compatibility tree technique can be improved further by our approach, the 
merging approach based on tree growing technique, with only a small 
increasing of computational cost. This is the focus o f the thesis.
The proposed merging approach breaks the boundary limitation of the 
extended compatibility tree technique, it allows test schedule overlap as shown 
in Figure 4.1.
(a) Extended compatibility (b) Merging approach
tree technique
Figure 4.1: An example of acceptable overlap of tests by
merging approach.
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Once break the boundary limitation, the actual computational cost will grow 
exponentially. If test scheduling is made initially with extended compatibility 
tree approach, and then break some boundaries of some test sessions in the 
schedule generated by ECT for further improvement by merging approach, a 
better test schedule might be achieved, with limited increase of computational 
cost.
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Figure 4.2: The comparison of the merging approach with tree 
growing technique (Extended Compatibility Tree).
4.3.1 Operating Procedures 
From PCS to EMC
The power compatible set (PCS) notion is introduced in [Cho97], on this basis, 
Muresan et al. propose extended compatibility tree (ECT) approach in 
[MurOOa, b], and efficient algorithm that can produce PCS. We give the notion 
of PCS a new meaning here. We use it as extended main clique (EMC) 
consisting of several block-tests.
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The Test Length of EMC
The test length of an EMC is the test length of the root block test, in the 
corresponding PCS generated by the ECT approach, as is illustrated in Figure 
4.3.
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Figure 4.3: EMC Test Length and the First Level Gap Length.
The Feature of EMC
The main feature of EMC is that the positions of block tests in an EMC is only 
fixed relatively, there is a certain degree of freedom within a time window 
determined by the corresponding test session boundaries. For example, the 
scheduling results in Figure 4.4 are considered to be equivalent in the 
proposed merging approach. In this example, block-test t2 has the freedom of 
being scheduled in any position within the time window of block-test tj.
P O W E R  P O W E R  P O W E R
A k iMAXIMAL POWER DISSIPATION MAXIMAL POWER DISSIPATION MAXIMAL POWER DISSIPATION
Î2 Î2 *2
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(b) Anywhere within 
(a) Left alignment left and right (c) Right alignment
boundaries
Figure 4.4: Equivalent Test Schedule in Merging Approach.
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T h e  F ir s t  L e v e l G a p  L e n g th  in  E M C
First Level Gap (F L G ) is defined as the test length difference between the 
root test and the second longest test in a test session produced by the ECT 
approach. The length of the root test is the length of the test session and is also 
the length of the corresponding EMC. We use notation F L G em o  to represent 
the first level gap of EMCi. For example, in Figure4.3 (b) F L G em c2 represents 
the first level gap of EMC2, with the length of F L G e m c 2 equals to Ty - Tf, in 
Figure 4.3(b) F L G em c3 represents the first level gap of EMC3 with the length 
of TI - T3. T j, T2 and 7? represent the length (i.e., test application time) of tests 
//, t2 and t3 respectively. Similarly, we can also define Second Level Gap as the 
difference of the second and the third longest tests in a test session, i.e., in an 
EMC. Third level and higher level gaps in an EMC can also be defined. 
However, to avoid the complicated compatibility relations between block tests 
in different EMC's, the proposed merging approach in this thesis deals only 
with the first level gap. That is to say, when we try to merge one EMCj with 
another EMCj in a view to reduce test application time, we only consider the 
merging possibility of F LG em ci and F L G e m q ■ In other words, only consider 
whether it is possible to overlap F L G em o  and F L G em q, so that Temcij <  Temci 
+ Temcj, where Temci, Tem q represent the test lengths of EMQ, EMCj 
respectively, and EMCq represents the merger of EMCi and EMCj.
The Method of Merging
It is too complicated to try to merge all EMCs together at the same time. To 
get a trade-off between efficiency and cost, we simplify the problem as 
follows:
47
From the initial block-test schedule obtained by extended compatibility 
tree approach [MurOOa], and according to the definition of EMC stated above, 
we get all EMCs, each corresponding to a test session in the ECT approach: 
EMC\, EMC2, EMC3 .. .EMCk. Try to merge EMCj with EMC2, EMCs, .. .EMCk 
respectively, select the pair of block-tests that gives the maximal test time 
saving if merged. After this pair of EMC's is identified, put them in the new 
PTS chart. If there are several pairs EMCs, which give the same maximal 
savings, then the first pair will be selected. If there isn't any EMC can be 
merged with EMC), then EMC1 itself is put into the new PTS chart, and then 
the next remaining EMC  is selected and to be merged with the other remaining 
EMCs, until all EMCs have been merged.
4.3.2 Algorithm Pseudocode
The biggest achievement of the tree growing technique is that proven 
efficient HLS algorithm can be easily applied to the PTS problem modeled as 
an extended tree growing process. Use the algorithm proposed by Muresan 
[MurOOa] to produce an initial schedule, i.e., to find all the EMCs, then the 
merging is executed to improve the initial schedule.
The algorithm for the initial block-test scheduling is described by the 
following pseudocode of the extended compatibility tree approach [MurOOa],
48
PSEUDOCODE 1:
0  Sort all the tests by their mobility in two steps (test length, power dissipation); 
0 Initialize the GrowingTree and the GapsList;
0 While there are unscheduled tests {/*BlockTestList is not empty* /
• If (GapsList Is empty) then {
-  CurTest = head of BlockTestList;
-Insert CurTest as the tail of GrowingTree roots; / * new test session 7
-  Mark CurTest “used”;
-  Remove CurTest from BlockTestList;
-  Generate a TwinGap gap as the twin of CurTest;
-  Insert TwinGap into GapsList;) / *if* /
.  Else {
-  CurGap = head of GapsList;
-  CurTest = head of Comp.ListcurGap!
-  While CurGap is the head of GapsList AND CurTest did not 
reach the end of Comp.ListCurGap {
* If (TCurTest — TcurGap AND PDcurGap + PT) CurTest ^
PDmax AND CurTest NOT “used”) then {
° Schedule (CurTest, CurGap, GrowingTree,
GapsList, BlockTestList);
0 /*  Schedule CurTest into the power-test
scheduling Chart and inserts it into the 
GrowingTree, marks CurTest “used” */
0 Break;}
* Else CurTest = C u r T e s tn e x t ;
* /*  next in the Comp.ListcurGap*/
-}  /*Whlle*/
-  If (CurGap is still the head of GapsList) then
/*lt means that there is no compatible test left for CurGap */
* Remove CurGap from the GapsList;
• A Else/;/*while 7
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The data structures used to implement the algorithm are the following: the 
GrowingTree to model the ECB, the GapsList to model the list of potentially 
expandable gaps (shaded and hatched gaps), and the BlockTestList to keep the 
ordered but not yet merged tests. CurTest is the test to be merged at each 
iteration. Cur Gap is the gap under focus at each iteration in order to see 
whether it is expandable (compatible) with the CurTest. In the pseudocode the 
term “used” means that the test has already been merged in the ECB. TwinGap 
is the newly generated shaded gap at every iteration. It will not be inserted in 
the GapsList after its generation if its resulting compatibility list is null, i.e. it 
will not be an ETB. RestGap is meant to keep the non-null hatched gap 
generated at every iteration, i.e., CurTest does not cover CurGap completely, 
that is Tc„rGap > Tc,irTesi• Additionally, Tnode, PD,wde and Comp.Listno(ie are, 
respectively, the test length, the power dissipation and the compatibility list of 
the node, which can be either a test or a gap. If a new gap (test subsessions) is 
generated inside the current one, the new one replaces the current gap in the 
GapsList and in the GrowingTree, and the procedure is repeated having a new 
GapsList.
As can be seen from the pseudocode itself, the algorithm is repeated until 
all the tests in the initial BlockTestList are scheduled in the ECT. If the list of 
currently available gaps (GapsList) is empty then a new test session (and 
indirectly a new gap) is generated with the current test, which is removed from 
the BlockTestList. If the GapsList is not empty then the first gap in the list is 
taken for further expansion. Its compatibility list is scanned starting with the 
test exhibiting the lowest mobility (long test length and high power 
dissipation). The first yet unscheduled test in the BlockTestList, which is 
compatible with the current gap, is scheduled in the Growing Tree generating 
two new gaps (twin and remaining). BlockTestList and GapsList structures are
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then updated as well. If the current gap turns out to be unexpandable, it is 
removed from the GapsList and the process is repeated for the next gap in the
Having obtained a PTS chart, using the above algorithm, next we will 
improve the PTS chart using the following merging algorithm, so as to get a 
better block-test schedule. The pseudocode of the merging algorithm is as 
follows:
P s e u d o c o d e
/* Initialising the EMC(i), i = 1 to k; corresponding to the k test sessions 
generated by the Tree Growing Technique, all EMCs are initially “unmerged”*/ 
EMCIist = {EMC(i), i = 1 to k};
/* The merged EMC list is initially empty */
MergedEMCIist = {null};
/* Try to merge an “unmerged” EMC with other “unmerged” EMCs */
FOR i = 1 to k -1 LOOP
IF (EMC(i) is “unmerged”) THEN
/* Initialising maximum time saving by merging EMC(i) with other EMCs */
max_saving = 0;
/* m keeps the index of another EMC that can be merged with EMC(i), if 
EMC(i) cannot be merged with other EMC then it merges with itself, i.e., no 
merge */ 
m = i;
FOR j = i+1 to k LOOP
IF (EMC(j) is “unmerged”) THEN
IF (EMC(i) can be merged with EMC(j)) THEN
IF ((saving of merging EMC(i) and EMCO)) > max_saving
THEN
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/* updating the maximum time saving that can be achieved */ 
max_saving = (saving of merging EMC(i) and EMCG));
/* remember the index of the EMC when merged with EMC(i) 
gives the maximum time saving */ 
m = j;
END IF;
END IF;
END IF;
END FOR; /* FOR j = i+1 to k */
IF (max_saving > 0) THEN 
/* EMC(i) can be merged with EMC(m) */
• Mark EMC(i) and EMC(m) “merged” in the EMCIist
• Copy merged EMC(i) and EMC(m) to the MergedEMCIist
ELSE
/* EMC(i) can not be merged with any other EMC, m still equals i */
• Mark EMC(i) “merged” in the EMCIist
• Copy EMC(i) to the MergedEMCIist 
END IF;
END IF;
END FOR; /* FOR i = 1 to k -  1 */
IF (EMC(k) is still “unmerged”) THEN
• Mark EMC(k) “merged” in the EMCIist
• Copy EMC(k) to the MergedEMCIist
END IF;
The EMCIist contains a list of Extended Main Cliques each corresponds to 
a test session generated by the Extended Compatibility Tree technique. 
Initially all EMCs are marked “unmerged”. The MergedEMCIist contains the
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list of merged EMCs, which is initially empty. The two nested FOR loops 
implement the process of merging. With the outer FOR loop, one “unmerged” 
EMC, the EMC(i), is taken from the EMClist at a time and the maximum time 
saving by merging EMC(i) with another EMC is reset to 0 (max_saving = 0). 
Attempt is then made to merge EMC(i) with each “unmerged” EMC using the 
inner FOR loop.
If the max saving is greater than zero at the end of the inner FOR loop, 
this means EMC{i) can be merged with at least one other EMC and, the index 
of the EMC that generates the largest time saving when merged with EMC(i) 
is kept in variable m.
The new EMC created by the merging of EMC(i) and EMCim) is put into 
the MergedEMClist. EMC{i) and EMC(m) are not removed from the EMClist 
after merging because removing them from the EMClist will cause the FOR 
loops to collapse, instead they are both marked “merged” in the EMClist so 
that they will not be taken for further merging.
If the max_saving remains zero at the end of the inner FOR loop, this 
means EMC(i) can not be merged with any other EMC and variable m must 
still equal to i which is the initial value before get into the inner FOR loop. 
The EMC(i)is marked “merged” in the EMClist, and a copy of it is put into the 
MergedEMClist.
At the end of the outer FOR loop each EMC in the EMClist upto the 
second last one should have been marked “merged”. The final IF statement 
makes sure that the last EMC in the EMClist is not left behind. If it is not 
marked “merged” in the previous merging steps, now it is marked “merged” in 
the EMClist and a copy of it is put into the MergedEMClist, and the merging 
process is complete.
EMC(i)and EMCij) can be merged if and only if
53
1. test(s) in the first level gap of EMCij)and the test(s) in the first level 
gap of EMCij) are compatible
2. the sum of the power dissipation in the first level gap of EMC(i)and the 
power dissipation in the first level gap of EMCij) does not exceed the 
power constraint
4 .3 .3  A lg o r i t h m  C o m p le x i t y
The complexity of the algorithm in our approach is given next.
The algorithm complexity of all pseudocode of merging approach based on 
tree growing technique is O (TV2), where N  is the number of block tests.
In tree growing technique, this is given by the two nested while loops, one 
to run through the GapList and another one to run through the BlockTestList. 
In the algorithm, the number of tests in the BlockTestList is initially TV, but it 
decreases each step by one. In the merging algorithm, the complexity of the 
two nested for loops is 0 (k2/2 ), where k is the number of test sessions 
generated by the extended compatibility tree approach. K  is general much 
smaller than TV. 0(/c2/2) is much smaller than O(TV2), so the overall 
computational complexity of the merging approach based on tree growing 
technique can still be considered as 0{N2).
4 .3 .4  T e s t  S c h e d u l in g  E x a m p le
The following example should provide a deeper insight into the workings 
and the results of the proposed algorithms. The first part, before the merging 
procedure, is introduced from [MurOOa],
54
Figure 4.5 depicts the power-test scheduling results using extended 
compatibility tree approach generated with power dissipation constraint for the 
tests given next.
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Figure 4.5: Power-Test Scheduling Result by ECT Approach.
Suppose the following ten tests (10 BTS) are to be scheduled under a 
maximal power dissipation constraint (PDC = 12) and that their parameters are 
specified in the order: power dissipation, test length and their compatibility 
list.
testj (power dissipation, test length, { test compatibility l is t})
For simplicity reasons, the tests listed below are already ordered by test 
length and power dissipation, as depicted in Figure 4.6.
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t] ( 9, 9, { t2, t$, ts, tfi, ts, tg })
h  (4, 8, { ti, ts, h , ts })
¿3 ( 1, 8, { ti, t2, t4, ty, tg, tjo })
U ( 6, 6, { ts, ts, ty, ts })
ts ( 5, 5, { ti, t4, tg, tio })
h  ( 2, 4, { ti, ty, ts, tg})
17 ( 1, 3, { t2, ts, t4, t(j, ts, tg })
h  ( 4, 2, { ti, t2, t4, t(j, ty, tg, tjo })
¿9 ( 12, 1, { ti, t3, ts, t6, ty, tg, tjo }) 
tlO ( 7, 1, { t3, ts, ts, tg })
Figure 4.6: Test Compatibility List of 10 Tests.
The initial values for the data structures used inside the algorithm are: 
GrowingTree (GT) = 0, GapsList (GL) = 0, BlockTestList (BTL) =
{//, t2, t3, t4, ts, ti, ty, tg, tg, t io ) , CurrentTest (ct) = 0, CurrentGap (eg) = 0, 
TwinGap (tw)=0, RestGap (rg) = 0, while PDmax = 12 is the power dissipation 
constraint. Since the number of tests to be scheduled is ten, there are ten main 
steps all together, which are depicted in Figure 4.7.
Step 1. The first test is selected from BTL (ct = ti) in order to merge it to 
the GT but, since GL is initially empty, the first test session is generated (see 
the first step from Figure 4.7). A twin gap twti is generated and inserted in GL 
so that GL = {two}, while the ti node inserted into GT is shaded.
Step 2. At the beginning of the second step BTL = {t2, ts, t4, ts, tc, ty, ts, tg,
tio} and GL = {tw,i}. Thus, ct = t2 and eg = twti. Even though ct and eg are
compatible from the test length and the resource point of view, the accumulate 
power dissipation would be PD t2 + PDtwt] = 13, which is higher than the PDmax 
constraint. Therefore, ti and t2 cannot run in parallel and the solution is
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sequential as in the second step of Figure 4.7. After this step BTL = fa, t4, t5, 
te, h, k, tg, tI0] and GL = {twt2, twtJ}.
S te p  3 .  The next test to be scheduled is ct =  ts, while the head of GL is 
eg = tw,2. Because ct and eg are compatible from all points of view, they can 
be scheduled in parallel. A rest gap rg is not generated here because Tti - Ttwt2 
= 0, thus t2 (twt2) and ts overlap completely. A twin gap tw = twt2,s is generated 
though with the following parameters: Ttwt2j  = Tts, PD lwl2,3 = PL>,wl2 + PDts = 5 
and Comp.ListM23 = C o m p .L is tp) Comp.List n = {//, tj). The new GapsList 
is GL -  {twt2_3, twa}, while the test list is BTL = {t4, ts, t6, t7, tg, h, t]0}.
S te p  4 .  During the 4th step, the test ct = t4 has to be scheduled. Initially, eg 
= twt2,3 is checked for compatibility with ct = t4, but they are not compatible 
because Comp.Listtwl2.3 = {ti, h),  and t4 £ Comp.Listtwt2.3- Thus, the algorithm 
proceeds to the next gap in GL, which is eg = twti, but t4 is not compatible 
with ti either. Therefore, a new test session is generated for U and, 
consequently, a twin gap twl4 is also generated, updating GL = {twt4, twl2^ 
twa} and BTL = {t5, t6, t7, t8, t9, t10}.
S te p  5 . For this step ct = ts and eg = twt4, and they are compatible from all 
points of view. Thus, a RestGap and a TwinGap have to be subsequently 
generated and then inserted into the GapsList and GrowingTree structures. 
The RestGap rgt4 has the following parameters:
Trgt4 = Tt4 - Tts= 1, PDrgt4 - PD t4 = 6 
and Comp.ListrgM = Comp.Listt4 = { ts, ts, t?, ts }. The TwinGap twt4,s has the 
following parameters: Ttwt4j  = Tt5 = 5, PDtwt4j  = PDlwt4 + PD l5 =11 and 
Comp.Listtwt4,5 = Comp. Listl4 fl Comp.List,5 = {0}, and, therefore, it will not 
be inserted into the GapsList anymore. Thus, after this step GL = {rgt4, twt2,3. 
twti} and BTL = {t6, h, ts, t9, tjo}.
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Figure 4.7: Tree Growing Steps Example.
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S te p  6 . During this step the test ct = 16 has to be scheduled. The algorithm 
goes through the GapsList starting with eg = rgt4 (not compatible from the 
resource point of view), then eg = tw aj (not compatible from the resource 
point of view), and ending with eg = twti- The last gap, eg = twti, is compatible 
with ct = tg. A  RestGap rg = rga is generated having the following parameters: 
Trgti = Tn - Ti6 = 5, PDrgti = PDu = 9 and Comp.Listrgt\ = Comp.List,! = U2, ti, 
ts, t(j, tg, tg}. The TwinGap tw,ii6 is generated with the following parameters: 
T'twti,6 = T,6 = 4, PD,wti6 = PD,wtl + PDt6 = 11 and Comp.Listm  1,6 = 
Com p.List^ f| Comp.List«; = {tg, tg }. Then both gaps will be inserted into the 
GapsList GL = {twtI6, rgtI, rgt4, twt2,3}, while BTL = {(?, tg, tg, tl0}.
S te p  7 . In order to schedule ct = t7, the algorithm has to find firstly a gap 
compatible with it. ¿7 is incompatible with eg = twu,6 and eg = rga from test 
resources point of view. 17 is also incompatible with eg = rgt4 because the 
gap’s test length is shorter than the test length of 17. However, tj is compatible 
with eg = twi2,3 ■ Therefore, a RestGap rg = rgt2,3 is generated having the 
following parameters: Trgt2j  = Ttwt2,3 - Tt7 = 5, PDrgt2i3 = PDtw,2,3 = 9 and 
Comp.Listrga,2, = Comp.Listiwa,3 = {ti, t7). Because both ti and (7 have already 
been scheduled at this stage, and rg 12.3 is not compatible with any other tests, 
it would be pointless to insert this gap into the GapsList. The TwinGap twt2j,7 
has the following parameters: Tnvt2,3,7 = Ttwl7 = 3, PDm2,3,7 = PDtwt2,3 + PDt7 = 
6 and Comp.Listtwa,3j=Comp.Listtwa,-} [)Comp.Listi7 = {0 }. Because its 
compatibility list is empty, it will not be inserted into the GapsList either. 
After this step GL = {twtl6, rga, rg,4}, while BTL = {tg, tg, tjo}.
S te p  8 . The ct =  tg test cannot be scheduled in eg = twa.6 because the 
accumulated power dissipation would overflow, it cannot be merged with eg = 
rga for the same reason, and cannot be scheduled in eg = rg,4 because the test 
length left Trg,4 = 1 is not enough for T,g = 2 . Thus, a new test session tg is
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generated together with its twin gap twtii (PD twt8 = PD t8 = 4). Consequently, 
GL = {twt8, tw,i6, rga, rgt4] and BTL = {t9, tw}.
Step 9. Virtually the same happens during this step because the power 
dissipation of ct = tg is PDl9 = 12, which is already equal to PDmax so that ct = 
t9 could not be power dissipation compatible with any of the existing gaps: 
tWis, twti6, rga, rgt4. Therefore, a new test session t9 is generated together with 
its twin gap twi9. Consequently, GL = {twtg, twts, twti6, rga, rgt4} and BTL =
Step 10. During the last step ct = tio is scheduled in gap eg = tw,g, because 
it is not compatible with eg = twt9 for the same power dissipation reasons. A  
RestGap rg = rgt8 is generated having the following parameters: Trgis = Tt8 - 
TiI0 = 1, PDrgts = PD,s = 4 and Comp.Lìstrgt% = Comp.Listts = {tj, t2, U. t6, h, t9, 
tio}■ Since all tests in the compatibility list have already been scheduled it 
would be pointless to insert this RestGap into the GapsList. The TwinGap 
twtsjo has the following parameters: Tm8jo  = Tm I 0  = 1, PDm s.io = PDtwl8 + 
PDtio = 11 and Comp.Listtwt8jo = Comp.Listtwt8 f) Comp.Listt/o = {tg}.
The test schedule obtained with the ECT approach as depicted in Figure
4.5 can be improved with our merging approach to arrive at a more compact 
schedule as shown in Figure 4.8.
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Figure 4.8: Merging result followed by 
E M C  approach to 10 tests.
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Our proposed approach is described below:
According to the definition of Extended Main Cliques (EMC), for this 
example, there are five EMCs, which corresponds to the five root test sessions 
in the schedule obtained with the ECT approach.
The five EMCs and the block tests in each EMC are listed below:
EMC/ = {tj, ta}
EMC2 = {t2, t3, ¿7}
EMC3 = {t4, t.5)
EMC4 = {Ys, tio}
EMC5 = {t9}
Next, the steps of merging will be given:
The constraint of merging is determined by three factors. The first one is 
the compatibility between block-tests, especially the block-tests that represent 
the length of each EMC respectively. The second one is the power dissipation 
constraint criterion, which ensures the power dissipation of merged pair of 
EMCs not to exceed the power dissipation limit. The third one, the 
determination of merged pairs of EMCs with trade-off between the efficiency 
and computational cost.
The merging procedure (and then scheduling procedure) can be realized by 
executing the following steps, see Figure 4.9.
Step 11. Check the possibility of merging EMCj  with other EMCs, in this 
case, they are EMC2, EMC3, EMC4 and EMCs. For EMCj,  the block-test, which 
determines the length of EMC)t is test t], the power dissipation of test tj is 9 
power units, because the power dissipation limit is 12, so there are 12-9=3 
power units remaining in the first level gap F L G e m c i ■ This is a maximal power 
dissipation value that other block-test in other EMCs can be merged. Since
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Figure 4.9: Merging Steps of the Example.
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the power dissipation values of tests t2, t4, t8, tg, which are the tests that 
determine the length of EMC2, 3, 4 ,5  respectively, are 4, 6 , 4, 12 respectively, 
they are all bigger than the power dissipation value 3. So, a conclusion can be 
drawn that there is no possibility to merge EMC1 with any of EMC2, EMC3, 
EMC4 and EMC5 respectively. The EMC) is drawn up from PTS chart 
produced by tree growing technique and is put into the new PTS chart 
produced by the merging approach. After the scheduling step 11, the EMClist 
= {EMC-j., EMC2, EMC3, EMC4, and EMC5}. EMC(I)  is made strikethrough to 
represent that it is "merged". See Figure 4.9(B).
Step 12. For EMC2, according to the power dissipation analyzing method, 
there are 12 - (4 +  1) =  7 (Pmax - P,2 - Pt3) power units remaining in F L G em c2 - 
Only EMC3 and EMC4 satisfy the power dissipation constraint condition. 
Then, check the compatible relation of EMC2 with EMC3 and EMC4 
respectively. For EMC2, test length of test t2 and t3 are the same, 8 time units. 
Bccause the block-test t4 in EMC3 is not compatible with block-tests t2 and test 
(3 in EMC2, so, there is no possibility of merging EMC2 with EMC3 . Due to the 
same reason, there is no possibility of merging EMC2 with EMC4. So, the 
EMC2 in the old PTS chart is put into the new PTS chart. After the scheduling 
step 12, the EMClist = {.EMC-+, EMG2 , EMC3, EMC4t and EMC5 ). See Figure 
4.9(C).
Step 13. Attempt to merge EMC3 with EMC4 and EMC5. According to the 
power dissipation analyzing method, it is known that the power dissipation 
value of test t4 in EMC3 is 6 power units (t5 is 5). There is Pmax - P l4 = 12 - 6 = 
6 power units remaining for merging with other block tests. The power 
dissipation value of test tg in EMC4 is 4 power units, so it is test t8 in EMC4 that 
satisfy its power dissipation constraint. Check the compatibility list in Figure 
4.6, it is found that test l4 is compatible with test ts. So, EMC3 can be merged 
with EMC4, The actual operation of merging is as follows:
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Since the length of first level gap in EMC3 is FLGemc3 = T4 - T$ = 6-5=1 
time unit. So the 1 time unit is actually the overlap time of test t4 in EMC3 and 
test t8 in EMC4. The actual scheduling of EMC3 and EMC4 after merging is 
shown in Figure 4.9 (D).
It can be seen clearly that the reduction of total test application time can be 
realized by the above step. Before merging, the total test application of EMC3 
and EMC4 is T4 + Tg = 6 + 2 = 8 time units. After merging, it is length (EMC3 
+ EMC4 - overlap time) = (length ,es, t4 + length test t9 - overlap time of 1) = 6+2- 
1=7 time units. Now, EMC3 and EMC4 in the old PTS chart can be put into the 
new PTS chart. After this step, only EMC5 is left in EMClist = {EMC4., EMC3, 
EMGi,£MG4 EMC5}.
Step 14. When the outer FOR Loop comes to the fourth iteration, it finds 
that EMC(4) is already marked "merged", so it goes directly to the next 
iteration. Because EMC(4) is the second last EMC in the EMClist, the outer 
FOR Loop exits.
Step 15. The final IF statement checks to see if the last EMC (EMC5 in this 
case) has been merged or not. If has been merged already in previous steps the 
program finishes; Otherwise, before the program finishes, EMC5 is marked 
"merged" in EMClist and a copy of it is put into the MergedEMClist.
When the merging procedures finish, all EMCs in the EMClist should have 
been marked "merged" and a MergedEMClist is generated. See Figure 4.9(E).
Thus, after the above scheduling steps, a final schedule with 25 time units 
is obtained as shown in Figure 4.8.
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4 . 4  C o n c l u s i o n s
In this chapter, a comparison of existing test scheduling techniques is 
given. On the basis of this, through the analysis o f the advantages and 
disadvantages of extended compatibility tree technique, our merging approach 
is proposed, including the description of operating procedures, algorithm 
pseudocode, the analysis of algorithm complexity, and a lest schedule 
example.
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Chapter 5 
Experimental Results
Several experiments using academic benchmarks and industrial designs 
were carried out. The results obtained using our approach is compared with 
those obtained with other approaches and with known optimal solutions. If no 
optimal solution is known, results obtained with Erik's approach [LarOOc] that 
uses a Simulated Annealing (SA) implementation is compared with our 
results.
All experiments, where the computational costs are stated, are performed 
on a PC with a 450 MHz processor and 32 Mbytes RAM.
C programming language is chosen to implement the algorithm proposed 
in this thesis.
In Section 5.1, 5.3, 5.5 and 5.6 wc report the results from experiments 
where test application time is minimized while considering test conflicts and 
test power constraints. In Section 5.2 and Section 5.4 we perform experiments 
where the test application time is minimized considering test conflicts only.
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The Design by Muresan et al. contains test conflicts and power constraint, full 
description of this experiment is given in Appendix A.l [MurOOa], The total 
test application time using the Muresan approach is 26 time units, and the test 
schedule obtained is shown in Figure 5.1.
5 . 1  E x p e r i m e n t s  O n  M u r e s a n ’ s  D e s i g n
Figure 5.1: Test schedule produced with Muresan’s 
approach.
The schedule obtained with Erik's SA optimization approach on Muresan’s 
design one is shown in Figure 5.2.
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Figure 5.2: Test schedule produced by Erik's Simulated 
Annealing implementation on Design One by Muresan.
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As can be seen from the schedule, the total test application time is 25 time 
units.
The schedule obtained using Erik's approach with initial sorting of tests 
based on power, time and power x time are shown in Figure 5.3(a), (b), (c) 
respectively.
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Figure 5.3: Test schedule using Erik's approach with initial 
based on (a) power, (b) time and (c) power x tin 
Muresan’s Design.
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The total test application time required for the test schedules obtained with 
initial sort on either power or time is 28 time units. A better schedule that 
needs 26 time units can be obtained with initial power x time sorting.
Using our merging approach, the total test application time is 25 time 
units. See Figure 5.4.
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Figure 5.4: Test schedule using merging
approach on Muresan’s Design.
Our approach achieved the same results as Erik’s SA optimization 
approach, with much less computational requirements. It is also interesting to 
compare Figures 5.2 and Figure 5.4; the schedules are different but both 
achieved the known shortest test application time.
Results of all experiments on Muresan’s design are summarized in Table 
5.1. Our merging approach achieved better results compared to Muresan's 
solution.
Approach Test time Difference to SA
Muresan et al 26 4%
Erik's heuristic, (power sort) 28 12%
Erik's heuristic, (time sort) 28 12%
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Erik's heuristic, (power x time sort) 26 4%
Erik's Simulated annealing 25 -
Our approach 25 0%
Table 5.1: Experimental results on Muresan’s Design.
5.2 Experiments on Design by Kime
The Design by Kime, described in Appendix A.2, has been used by Kime 
and Saluja [Kim82], Craig et al. [Cra88], Jone et al. [Jon89] and Garg et al. 
[Gar91], The design contains test conflicts only, the test application time for 
the optimal solution is 318 time units [LarOOc], Since no power consumption 
is given for the tests, we only performed the experiment using our approach 
with an initial sorting of the tests based on time. The solution from our 
approach is shown in Figure 5.5 and it was produced within one second.
Power
~ T ~
100
T
200 318300 Time
Figure 5.5: Test schedule using Merging Approach on
Design by Kime ( no power dissipation constraints ).
All approaches but the one proposed by Kime and Saluja, can find the 
optimal solution. Test application times required for schedules obtained with 
different approaches are listed in Table 5.2.
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Approach Test time
Optimal 318
Kime and Saluja 349
Craig et al. 318
Jone et al. 318
Grag et al. 318
Erik's heuristic (time sort) 318
Our approach 318
Table 5.2: Experimental results on Design by Kime.
5 .3  E x p e r im e n ts  o n  A S I C  Z  D e s ig n  O n e
With the ASIC Z Design One, we compare our test scheduling technique 
with the approaches proposed by Zorian [Zor93] and Chou et al. [Cho97]. See 
Appendix A.3. The assumptions for the experiments are the same as Chou et 
al. [Cho97], namely:
• Maximal power dissipation is limited to 900Mw,
• all tests can be applied concurrently,
• the power consumption for idle blocks are excluded.
The test schedules generated by the approaches proposed by Zorian and 
Chou et a\. are presented in Figure 5.6 and Figure 5.7 respectively.
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Figure 5.6: Test schedules generated using Zorian's approach.
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Figure 5.7: Test schedules generated using Chou's 
approach.
The test schedule achieved by Erik's heuristic is shown in Figure 5.8.
Figure 5.8: Test schedules generated using Erik's approach.
Using Erik's approach, the total test application time is 300 in all cases of 
initial sorting. The approach proposed by Zorian results in a solution with four 
test sessions and total test application time of 392. The approach proposed by 
Chou et al. results in a solution with three test sessions and total test time of 
331. The approach proposed by us results in a solution with three-test sessions 
and total test application time of 300, see Figure 5.9.
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Figure 5.9: Test schedules achieved using merging approach.
All experimental results are summarized in Table 5.3. The optimal solution 
has a test application time of 300. The schedule created by the approach 
proposed by Zorian needs 30.7% more test time compared with the optimal 
schedule. The schedule created by the approach proposed by Chou et al. needs 
10.3% more test time than the optimum schedule. Our approach finds the 
optimal test schedule within a second.
Approach Test time
Optimum 300
Zorian 392
Chou et al. 331
Erik's heuristic (time sort) 300
Erik's heuristic (power sort) 300
Erik's heuristic (power x time sort) 300
Our approach 300
Table 5.3: A comparison of different approaches on ASIC Z Design One.
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5 . 4  E x p e r i m e n t s  o n  S y s t e m  L
The System L is an industrial design, see Appendix A.4, where no data is 
available for test D, G and F, they are therefore excluded from the 
experiments. The designer schedules the 15 tests with a test application time 
of 1592 time units as shown in Figure 5.10. Erik's approach with an initial 
sorting based on power is shown in Figure 5.11 and the test application time is 
1077 time units.
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Figure 5.10: Designer's test schedule on System L.
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Figure 5.11: Test schedules achieved using Erik's heuristic 
with sorting based on power on System L.
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The schedule obtained with our approach is shown in Figure 5.12 and the 
test application time is 1077 time units.
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M
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Figure 5.12: Test schedules achieved using
Merging Approach on System L.
Experimental results on System L are summarized in Table 5.4.
Approach Time
Designer's test schedule 1592
Erik's approach 1077
Merging approach 1077
Table 5.4: Experimental results on System L.
Our approach finds the better schedule, which needs 32% less test time 
than the schedule produced by the designer. The time required to produce the 
schedule using our approach was less than one second.
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5 . 5  E x p e r i m e n t s  o n  A S I C  Z  D e s i g n  T w o
We performed experiments on the ASIC Z Design Two. See Appendix
A.5, with the following assumptions:
• Maximal power dissipation is limited to 900mW,
• all tests can be applied concurrently,
• the power consumption for idle blocks are not considered, and
• new tests are allowed to start before all tests in the previous test session 
are completed. A test is allowed to start even if other tests in the previous
test session are not yet completed.
The test schedules using Erik's approach with the initial sorting on power, 
time and power x time is shown in Figure 5.13 (a), (b) and (c) respectively.
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Figure 5.13: Test schedules achieved using Erik's heuristic on 
ASIC Z Design Two using different initial sortings.
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The test schedule using our approach is shown in Figure 5.14.
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Figure 5.14: Test schedule achieved using merging 
approach on ASIC Z Design Two.
The experimental results are summarized in Table 5.5, as can be noticed, 
all approaches result in the same test application time of 262.
Approach Idle power 
considered
Test time
Erik's Simulated annealing No 262
Erik's heuristic (power sort) No 262
Erik's heuristic (time sort) No 262
Erik's heuristic (power x time sort) No 262
Merging approach No 262
Table 5.5: Experimentl results on ASIC Z Design Two.
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5 .6  E x p e r im e n ts  o n  M u r e s a n ’ s D e s ig n  T w o
The Design Two by Muresan et a l contains test conflicts and power 
constraints. See Appendix A.6 [MurOOa]. The total test application time using 
the approach by Muresan el al. is 49 time units. See the test schedule in Figure 
5.15.
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on Muresan's Design Two.
Figure 5 .16 : Test schedule using merging approach 
on Muresan's Design Two.
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The total test application time using merging approach is 47 time units. 
See the test schedule in Figure 5.16.
The experimental results are summarized in Table 5.6. Our approach 
produces a better schedule that needs less time than Murcsan’s approach.
Approach Test time
Muresan el al. 49
Merging approach Al
Table 5.6: Experimental results on by Muresan’s Design Two.
For all the experiments on the five different designs, our approach has 
always achieved either better or same good schedules as other approaches.
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Chapter 6 
Conclusions and Future Work
6 . 1  T h e s i s  S u m m a r y
The aim of the work presented in this thesis is to develop useful methods 
to give a designer an early feeling for the test problems and guidance in the 
search for an efficient test solution. The methods are developed mainly at the 
system level since we believe that it is important for a designer to have an 
overall perspective of the system and its test problems as early as possible. 
The proposed technique minimizes the test application time while considering 
several other issues and constraints.
A SOC consists of several cores where each core may consist of several 
blocks. A sequential testing of such a system leads to an unacceptably long 
test time. Several tests must be applied concurrently. However, concurrent 
testing can lead to high-test power consumption, which may damage the 
system. Furthermore, several constraints limit concurrent testing. In this thesis, 
a methodology for the testing of SOC has been developed. The methodology 
minimizes test application time, while considering test conflicts and test power 
consumption. The methodology considers both test scheduling and test 
parallelism, so that the test application time is reduced.
81
We have performed several experiments on academic benchmarks and on 
industrial designs and we have compared our approach with several other 
approaches. We have demonstrated that the proposed technique is useful and 
efficient for large industrial designs.
This thesis proposes a polynomial-time solution to the NP-Complete 
Power-Constrained Block-Test Scheduling (PTS) problem stated in [Cho97]. 
It is a practical approach proposed as a solution to the aforementioned 
problem. It is based on the classical tree growing technique, especially, the 
Extended Compatibility Tree technique [MurOOa, b].
This work focused only on the high-level PTS Problem. The proposed 
algorithm is part of a system-level block-test approach, which is applied on a 
modular view of a test hierarchy. The modular elements of this hierarchy 
could be: subsystems, boards, Multi-chip Modules MCMs, ICs (dies), macro­
blocks and Register Transfer Level (RTL) blocks.
The algorithm given in the thesis deals with tests for blocks of logic, which 
do not have equal test length. Thus, they are unequal-length block-test 
scheduling algorithms. In these algorithms, the test order within the test sets of 
various modules in a circuit is not considered important.
For simplicity, a constant additive model is employed for power 
dissipation analysis and estimation throughout the approach.
This algorithm can get better block-test scheduling result, with little extra 
computational cost, compared with the extended tree growing technique.
The PTS algorithm proposed in this thesis uses greedy heuristics that can 
produce better test schedules in polynomial time. This is very important to the 
rapid system prototyping of today's VLSI/SOC designs. Though our algorithm 
cannot guarantee the optimal solutions, it still can be viewed as an efficient 
and not time-consuming practical approach.
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6 . 2  C o n t r i b u t i o n s
This thesis brings certain contribution to the solution to the NP-Complete 
problem of power-constrained block-test scheduling in [Cho97]. Our approach 
is based on tree growing technique and it has a polynomial complexity. A test 
schedule block-tests can be quickly generated with this efficient approach.
The achievement of this thesis can be the basis of future research work 
towards finding more efficient and less computational cost solutions to other 
scheduling problems in the field of system-level low-power testing design.
6 . 3  F u t u r e  W o r k
T e s t  O r d e r  R e q u ir e m e n ts
In the current algorithm, the order of testing blocks of logic is not 
considered important. The algorithm could be improved to take test order of 
the blocks as another constraint. For example, to allow the user to specify that 
test tj should be carried out before test t j ; because test ti is more likely to find 
more common faults that test tj does. In situations where a single fault means 
the whole system should be discarded, to test the blocks more likely to have 
faults first can potentially save test time, because once a fault is found in a 
block (and generally internal faults are not repairable in VLSI/SOC). The 
other blocks need not be tested at all (which save test time), as the whole 
system will be discarded.
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H ig h e r  L e v e l  M e r g in g
Only first level gaps of EMCs are considered for merging in this thesis. 
Future work could consider more level gaps in EMCs for possible further 
merging.
T e s t  S c h e d u l in g  a n d  T e s t  A c c e s s  M e c h a n is m  ( T A M )
In the future, we could consider test access mechanism together with test 
scheduling.
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Appendix A
Academic benchmarks and industrial designs used to illustrate approaches 
in the thesis are described in this appendix. The benchmark examples are, a 
design presented by Kime and Saluja [Kim82], two designs presented by 
Muresan et a\. [MurOOa, b], The industrial designs are ASIC Z presented by 
Zorian [Zor93] with added data by Chou et «1. [Cho97], an extended version 
of ASIC Z, and the System L.
A . l  M u r e s a n ’ s  D e s i g n  O n e
Muresan et ci\. present a design with the design data presented in Tabic A.2 
[MurOOa]. For instance, test h  requires 8 time units and 4 power units and it is 
test compatible with the following tests: {//, ti, 17, /?}. For instance, it means 
that lest t2 can be scheduled at the same time as test /j.
The power limit for the design is 12 power units.
T e s t T e s t  p o w e r T i m e  t im e T e s t  C o m p a t i b i l i t y
ti 9 9 12, t ì ,  Ì5 , té , tg, tg
Ì2 4 8 t] , ts , Ì7 , tg
h 1 8 t] , t2 , t4 , t y , tg , tio
t4 6 6 h , ts , ¿7, tg
h 5 5 t; , Ì4 , tg , tio
Ì6 2 4 tl , ty , tg , tg
Ì7 1 3 Ì2 , t i  , , tß , tg , tg
tg 4 2 tl , t2 , Ì4 , t ó , h ,  tg , tio
tg 12 1 tl , t i  , t5 , t<$ , t 7 , tS , tio
tio 7 1 h  , t;  , tg , tg
T a b l e  A . l  : Design data for Design One by Muresan.
A . 2  D e s i g n  b y  K i m e
The test compatibility graph of a design with six tests is taken from Kime 
and Saluja [Kim82], See Figure A.2. Test t\ and te may be scheduled 
concurrently since an arc exists between node t\ and node t(,. On the other 
hand, test // and t2 may not be scheduled concurrently since no arc exists 
between the node tj and node t2. Each node has its test time attached to it. For 
instance, test t\ requires 255 time units.
Figure A.2: Test compatibility graph o f Design by Kime.
A . 3  A S I C  Z  D e s i g n  O n e
The ASIC Z Design One presented by Zorian [Zor93] with the estimations 
on test length made by Chou et al. is in Figure A.3 and Table A.3. The power 
consumption for each block when it is in idle mode and for each test when it is 
in test mode is given by Zorian. The test length for each test is computed by 
Chou et al. with an assumption of linear dependency between test length and 
block size, see Table A.3 [Cho97].
The design originally consists of 10 cores. However, no data is available 
for one block therefore it is excluded from the design. The maximal allowed 
power dissipation of the system is 900mW. All blocks have their own 
dedicated BIST, which means that all tests can be scheduled concurrently.
(The placement has been added also. See Table A.3, where each block is 
given x-placement and y-placement.)
Figure A.3: ASIC Z Design One floor plan.
Block Size Test time Idle Power TestPower
Placement
* y
RL1 13400 gates 134 0 295 40 30
RL2 16000 gates 160 0 352 40 20
RF 64 x 17 bits 10 19 95 50 10
RAMI 768 x 9 bits 69 20 282 40 10
RAM2 768 x 8 bits 61 17 241 10 20
RAM3 768 x 5 bits 38 11 213 20 20
RAM4 768 x 3 bits 23 7 96 30 10
ROM1 1024 x 10 bits 102 23 279 10 10
ROM2 1024 x 10 bits 102 23 279 20 10
Table A.3: ASIC Z characteristics.
A . 4  S y s t e m  L
System L is an industrial design consisting of 14 cores named A through 
N. See Table A.4. It is tested by 17 tests distributed over the system as block- 
level tests and top-level tests. The block-level tests and the top-level tests 
cannot be executed simultaneously. Furthermore, all block-level using the test 
bus cannot be executed concurrently. The top-level tests use the functional 
pins, which make concurrent scheduling among them impossible.
All tests are using external test resources and the total power limit for the 
system is 1200mW.
Test Block Test Test
time
Idle
power
Test power Test port
A Test A 515 1 379 Scan
B Test B 160 1 205 Test-bus
C TestC 110 1 23 Test-bus
D TestD Tested as part of other top-level test
E Test E 61 1 57 Test-bus
CO -4—> F Test F 38 1 27 Test-busCO<L> G Test G Tested as part of other top-level test
<L>><D H Test H Tested as part of other top-level test
1
O I Test I 29 1 120 Test-busos J Test J 6 1 13 Test-bus
K Test K 3 1 9 Test-bus
L Test L 3 1 9 Test-bus
M Test M 218 1 5 Test-bus
A TestN 232 1 379 Functional
Pins
00+-»COCD
>CD
N Test 0 41 1 50 Functional
Pins
B TestP 72 1 205 Functional
Pins
1aoH
D Test Q 104 1 39 Functional
Pins
Table A.4: System L characteristics
A . 5  A S I C  Z  D e s i g n  T w o
The ASIC Z Design Two presented by Zorian [Zor93] with the estimations 
on test length made by Chou et a\. is in Figure A.3 and Table A.3. The power 
consumption for each block when it is in idle mode and for each test when it is 
in test mode is given by Zorian. The test length for each test is computed by
Chou et a\. with an assumption of linear dependency between test length and 
block size, see Table A.3 [Cho97].
The design originally consists of 10 cores. However, no data is available 
for one block therefore it is excluded from the design. The maximal allowed 
power dissipation of the system is 900mW. All blocks have their own 
dedicated BIST, which means that all tests can be scheduled concurrently.
The experiments on the ASIC Z Design Two are performed. See Appendix 
A.5, with the following assumptions:
• maximal power dissipation is limited to 900mW,
• all tests can be applied concurrently,
• idle power is not considered, and
• new tests are allowed to start even if all tests are not completed.
A . 6  M u r e s a n ’ s  D e s i g n  T w o
Muresan et a\. present a design with the design data presented in Table A.2 
[MurOOb]. For instance, test ti requires 11 time units and 5 power units and it 
is test compatible with the following tests: {t3, t4 , t5 , t9 , tI2, t/3 , tj4 , t n , t19, 
t2o }. For instance, it means that test t2 can be scheduled at the same time as 
test ts
The power limit for the design is 15 power units.
T e s ts  T e s t  p o w e r  T e s t  t im e  T e s t  C o m p a t i b i l i t y
tl ( 3, 12, { t4, ts, ts, t9, tio, tl2, 115, tl6, ti7, t]9, t20 }) 
h  (5 ,11 { Is, t4, ts, t9, t j2, t;3, t j4, In, tj9, t2o })  
h ( 9, 9 { t2, ts, ty, tjo, tn, ti2, t]3, t j4, tn, t]S })
U ( 12, 8 { tl, t2, /7j tg, tn, tl4, tis, ti7, tj9 })
- F -
5 ( 4, 8 { tl, t2, tj, t(„ ty, ts, tn ,  t/s, tn ,  tis, t20 })
6 ( 2, 8 { ts, ty, ts, tn ,  t ¡4, t/y, 120 })
7 ( 1,8 { ts, I4, ts, t(>, I9, t /2, 114, tis, t/6, t/s, t/9, (20 })
5 ( 7, 6 { tl, ts, to, t/o, tn , 114, t /6, t/y, 119, ¡20 })
9 ( 6, 6 { tl, 12, t4, to, ty, ts, tu , t / 2, tis, tn , t /9  })
to ( 7, 5 { ti, tj, ts, tn , t/s, tia, tn, t/s  })
// ( 5, 5 { t}, t4, ti, ts, /p. t/O, tl4. ¡16, t/s, (20 })
12 ( 1 1, 4 { tl, t2, ts, ts, ty, tn, tn , 114, t /6, t /9  })
13 ( 2, 4 { (2, ts, t /2, tis, t /6, tn. t/S, t/9 })
14 ( 3 , 3  { I2, ts, t4, to, ty, ts, til, t/2, tl6> tIS, ho })
/j ( 1 , 3  { tl, t4, ts, t-7, t9, t-10, tis, t ¡6, t/y, t/s })
16 ( 5,2{ tl, ty, ts, t/o, tn ,  t /2, t/s, t /4, tis, t/y, t/9, t20 })
77 ( 4, 2 { tl, t2, ts, 14, ts, 16, ts, ti), t/o, tis, tis, tic, t/s, tig, t20 })  
is ( 12, 1 { ts, ts, ty, tio, tn ,  tis, t ¡4, t/s, tn ,  t/9, t2o })
19 ( 8, 1 { tl, t-2, t4, ty, ts, tg, t /2, t/s, tn5, t/y, tjs, 120 })
20 ( 7, 1 { tl, t2, ts, tc, ty, ts, til, t /4, t l6, tn , tis, 119 })
Table A.6: Design data for Design Two by Muresan.
Table A.6 is its compatibility list that is already ordered by test length.
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